UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/727,138	12/03/2003	Kaushik Saha	852463.406	5322
	7590 11/18/2014 CTRONICS, INC.	EXAMINER		
MAIL STATIO 1310 ELECTRO	N 2346	DO, CHAT C		
CARROLLTON			ART UNIT	PAPER NUMBER
			2193	
			NOTIFICATION DATE	DELIVERY MODE
			11/18/2010	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

angie.rodriguez@st.com ip.us@st.com

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	
10/727,138	SAHA ET AL.	
Examiner	Art Unit	
Chat C. Do	2193	
	10/727,138 Examiner	10/727,138 SAHA ET AL. Examiner Art Unit

	Chat C. Do	2193	
The MAILING DATE of this communication appe	ars on the cover sheet with the o	correspondence add	ress
THE REPLY FILED <u>25 October 2010</u> FAILS TO PLACE THIS A		-	
1. The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Apperior Continued Examination (RCE) in compliance with 37 C periods:	the same day as filing a Notice of a replies: (1) an amendment, affidavi ral (with appeal fee) in compliance	Appeal. To avoid abar t, or other evidence, w with 37 CFR 41.31; or	hich places the (3) a Request
a) The period for reply expires <u>3</u> months from the mailing date	of the final rejection.		
b) The period for reply expires on: (1) the mailing date of this An no event, however, will the statutory period for reply expire to Examiner Note: If box 1 is checked, check either box (a) or (IMONTHS OF THE FINAL REJECTION. See MPEP 706.07(f	dvisory Action, or (2) the date set forth tter than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE).	g date of the final rejection FIRST REPLY WAS FII	n. LED WITHIN TWO
Extensions of time may be obtained under 37 CFR 1.136(a). The date of have been filed is the date for purposes of determining the period of extunder 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	ension and the corresponding amount hortened statutory period for reply origi	of the fee. The appropria nally set in the final Offic	ate extension fee e action; or (2) as
 The Notice of Appeal was filed on A brief in complifiing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed with the Notice of Appeal has been filed. 	sion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	
AMENDMENTS	ust prior to the data of filing a bring	مطالم مسلم مسلم مسلم النبيد	
 The proposed amendment(s) filed after a final rejection, be (a) They raise new issues that would require further cor (b) They raise the issue of new matter (see NOTE below 	isideration and/or search (see NO¯ v);	ΓE below);	
(c) They are not deemed to place the application in bett	er form for appeal by materially red	ducing or simplifying tl	ne issues for
appeal; and/or (d) ☐ They present additional claims without canceling a c NOTE: (See 37 CFR 1.116 and 41.33(a)).	orresponding number of finally reje	ected claims.	
4. The amendments are not in compliance with 37 CFR 1.12	21. See attached Notice of Non-Co	mpliant Amendment (PTOL-324).
5. Applicant's reply has overcome the following rejection(s):		,	,
6. Newly proposed or amended claim(s) would be all non-allowable claim(s).		timely filed amendmer	nt canceling the
7. For purposes of appeal, the proposed amendment(s): a) [how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows:		l be entered and an e	xplanation of
Claim(s) allowed: Claim(s) objected to:			
Claim(s) rejected: <u>1-7,11-13,15-18,27-29 and 31-33</u> . Claim(s) withdrawn from consideration:			
<u>AFFIDAVIT OR OTHER EVIDENCE</u> 8.	hoforo or on the date of filing a Ne	ation of Annual will not	ha antarad
because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).			
9. The affidavit or other evidence filed after the date of filing a entered because the affidavit or other evidence failed to or showing a good and sufficient reasons why it is necessary	vercome <u>all</u> rejections under appea and was not earlier presented. Se	al and/or appellant fail ee 37 CFR 41.33(d)(1	s to provide a).
10.	n of the status of the claims after er	ntry is below or attach	ed.
 The request for reconsideration has been considered but See below. 	, , , , , ,	condition for allowan	ce because:
12. ☐ Note the attached Information <i>Disclosure Statement</i> (s). (13. ☐ Other:	PTO/SB/08) Paper No(s)		
	/Chat C. Do/ Primary Examiner, Art U	Init 2193	

Part 11: the applicant argues in pages 4-10 for the drawings objection for the following: (1) the independent claims do not use the exact language about the examiner complains/objection; (2) Figures 3-5 with their description would disclosed the limitations "each of the butterfly operations....un-nested computation loop" for all independent claims; and (3) it is unclear from the objection as what the examiner means by the contention that the figures do not show the structure of computing in independent claims.

The examiner respectfully submits that objection is reasonably maintained because the following (1) the examiner rewrote the language of the claims while objecting for clarification purposes, the exact concerned limitation language is "each of the butterfly operations in each stage in the second set of stages has a single, un-nested computation loop" (claim 1 and similar for other independent claims). The examiner does not see the relfection of the above limitations in Figures wherein Figures 4-5 are just showing the hardware structure of the multi-processor, but the Figures of multi-processor does not showing the limitations that "each of the butterfly operationsun-nested computation loop". Further, the above limitations in the last amendment is not exactly the same as the original language as alledged by the applicant wherein the original language states that each of the "radix-2" butterfly operation employs a single radix-2 butterfly computation loop without employing nested loops (obviously the case since radix-2 operation is the lowest butterfly operation element which only require a single radix-2 butterfly computation to complete, thus it does not need additional computation or nested computation to complete the radix-2 butterfly operation beside a single radix-2 butterfly). However, the last amendment limitation "each of the butterfly operations in each stage...un-nested computation loop" tends to mean each of the plurality of the butterfly operations (as a group of butterfly operations) in each stage in the second set of the stages has a single, un-nested computation loop is not seen in the Figures or their description; (2) As previously mentioned, Figures 3-5 do not show the alleged limitation since the Figures only show the structure of the multi-processor, if the applicant insists that Figures 3-5 show the above limitations, then all the multi-processor (same architecture) would disclose the above limitations; and (3) similarly all the independent claims has similar (more or less) limitations as argued above in their independent claims and the examiner makes the similar objection. Generally, if the applicant acknowledges that the last amendment limitations "each of the bufferlfy operation....un-nested computation loop" has exact meaning as the original limitation "each radix-2....employing nested loops", then the examiner is more than happy to withdraw the Figure objection and the rejection under 112th 1st paragraph.

The applicant argues in pages 10-11 that the examiner has not considered the specific arguments and evidence in the form of a declaration wherein the original claim 2 discloses a specific manner of distributing the remaining stages of the butterfly operations among the processors in an un-nested loop and further ones ordinary skill in the art would understand what is intended and know how to carry it out the argued limitations.

The examiner respectfully submits that the previous responses (including above) would reasonbly address this specific argument wherein as part of the specification the original claim 2 only mentions how the butterfly operations are assigned to the processors in the multi-processor, but it does not mention anything about the language of "each of the butterfly operations in eachun-nested computation loop". Again, the applicant merely argues that by doing this structure would enable this limitation/feature without providing citations within the original specification with reflecting the argued limitation language. Further ones ordinary skill in the art would know individually the term single un-nested computation loop, but ones may not know how to perform each of the (plurality/group) butterfly operations in each stage in the second set of the stages has a single, un-nested computation loop.

The applicant argues in pages 22-24 mainly for all independent claims that the cited secondary reference by Jaber fails to disclose the limitation "distributing the plurality of butterfly operations....among the parallel processors" as more or less limitations in all the independent claims since Jaber requires N/2P out of N/2 coefficients are needed by all of the processors of Jaber all of the time and the entire set is needed by the combinational phase thus the stages of Jaber have data interdependencies among the processors.

The examine respectfully submits that feature is clearly seen in Figures 8-9 and col. 7 lines 30-37 wherein the citation specifically mentions that there is not data communicated in between the processors wherein the memory 804 is the coefficient memory not the data memory or result data of the computation. Thus, Jaber clearly discloses the data non-interdependency among processors.

The applicant argues in pages 25-28 as the new matter introduced into the amendment since the alleged limitations appears to be the limitations cited in original independent claim.

The examiner respectfully submits that the above limitations in the last amendment is not exactly the same as the original language as alledged by the applicant wherein the original language states that each of the "radix-2" butterfly operation employs a single radix-2 butterfly computation loop without employing nested loops (obviously the case since radix-2 operation is the lowest butterfly operation element which only require a single radix-2 butterfly computation to complete, thus it does not need additional computation or nested computation to complete the radix-2 butterfly operation beside a single radix-2 butterfly). However, the last amendment limitation "each of the butterfly operations in each stage...un-nested computation loop" tends to mean each of the plurality of the butterfly operations (as a group of butterfly operations) in each stage in the second set of the stages has a single, un-nested computation loop is not seen in the Figures or their description. Generally, if the applicant acknowledges that the last amendment limitations "each of the bufferlfy operation....un-nested computation loop" has exact meaning as the original limitation "each radix-2....employing nested loops", then the examiner is more than happy to withdraw the new matter rejection/objection.